| Summary: |
GPIO Pin Muxes not being set properly |
| Product: |
[Hardware Platforms] MinnowBoard MAX
|
Reporter: |
John 'Warthog9' Hawley <warthog9> |
| Component: |
hw-minnowmax | Assignee: |
John 'Warthog9' Hawley <warthog9> |
| Status: |
RESOLVED
FIXED
|
QA Contact: |
|
| Severity: |
normal
|
|
|
| Priority: |
Medium
|
CC: |
sjolley.yp.pm, tim.he
|
| Version: |
1C A1 | |
|
| Target Milestone: |
A1 Release | |
|
| Hardware: |
MinnowBoard Max | |
|
| OS: |
x86_64 | |
|
| Whiteboard: |
|
|
OS type for building Yocto:
|
---
|
Type of Regression:
|
---
|
|---|
|
Verified:
|
|
Documentation change:
|
No (bug/feature does not impact docs)
|
|---|
There are 8 pins that do not seem to adhere to the pin muxing we are expecting. With the pins set away from their primary function I get: GPIO_UART1_TXD (pin 6, PADCONF Addr: FED0C010, SIO_UART1_TXD) Shell> mm -w 4 -n FED0C010 MEM 0x00000000FED0C010 : 0x2003CC81 GPIO_UART1_RXD (pin 8, PADCONF Addr: FED0C020, SIO_UART1_RXD) Shell> mm -w 4 -n FED0C020 MEM 0x00000000FED0C020 : 0x2003CC81 GPIO_I2C_SCL (pin 13, PADCONF Addr: FED0C140, I2C5_SCL) Shell> mm -w 4 -n FED0C140 MEM 0x00000000FED0C140 : 0x2003CC81 GPIO_I2C_SDA (pin 15, PADCONF Addr: FED0C150, I2C5_SDA) Shell> mm -w 4 -n FED0C150 MEM 0x00000000FED0C150 : 0x2003CC81 GPIO_UART2_TXD (pin 17, PADCONF Addr: FED0C070, SIO_UART2_TXD) Shell> mm -w 4 -n FED0C070 MEM 0x00000000FED0C070 : 0x2003CC81 GPIO_UART2_RXD (pin 19, PADCONF Addr: FED0C060, SIO_UART2_RXD) Shell> mm -w 4 -n FED0C060 MEM 0x00000000FED0C060 : 0x2003CC81 EXP_I2C_SCL (pin 21(hse), PADCONF Addr: FED0C160, I2C6_SCL) Shell> mm -w 4 -n FED0C160 MEM 0x00000000FED0C160 : 0x2003CC81 EXP_I2C_SDA (pin 23(hse), PADCONF Addr: FED0C180, I2C6_SDA) Shell> mm -w 4 -n FED0C180 MEM 0x00000000FED0C180 : 0x2003CC81 These seem to work fine when they are set to their respective I2C and UART configurations, but when switched to be normal GPIOs, they give the above values. Expected outcome: ------------------- When those are switched off, the GPIO mux should be set